Figure out how to get the verilator / iverilog simulation working with fupy.

[mithro]

LiteX supports using verilator and iverilog for simulation of FPGA gateware. It would be good to get this working to allow people to do some gateware + micropython development without needing real hardware