Skip to content

Add uvm examples tests#8570

Draft
kdanecki wants to merge 5 commits into
chipsalliance:masterfrom
antmicro:add_uvm_examples
Draft

Add uvm examples tests#8570
kdanecki wants to merge 5 commits into
chipsalliance:masterfrom
antmicro:add_uvm_examples

Conversation

@kdanecki
Copy link
Copy Markdown

This PR adds tests from uvm-examples. The repository was added as a submodule and a generator script was added to create required wrappers.

It also adds simvariants parameter to run the test multiple times, each one with a different argument.

kdanecki added 4 commits May 26, 2026 13:00
* Adds uvm-examples from https://github.com/antmicro/uvm-examples to
  third_party/tests

Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
@linux-foundation-easycla
Copy link
Copy Markdown

linux-foundation-easycla Bot commented May 28, 2026

CLA Signed
The committers listed above are authorized under a signed CLA.

Signed-off-by: Kamil Danecki <kdanecki@internships.antmicro.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant