All pull requests

Pull requests

• Make forbidden macro rule configurable

  #2641·delinoviya opened Oct 21, 2026·

  ·
  2

• Fix case-missing-default false positive for case inside/matches

  #2635·rh42-ic opened Oct 11, 2026·

  ·
  1

  1

• Allow non-integer types (real/shortreal/realtime) as assignment pattern keys

  #2632·saqibkh opened Sep 30, 2026·

  ·
  1

  2

• Update actions/cache

  #2628·hzeller opened Sep 23, 2026Collaborator·

  ·
  1

• Split display-like formats after format string

  #2625·wsnyder opened Sep 22, 2026Member·

  ·
  3

• Support enums with ranges but without datatype

  #2624·wsnyder opened Sep 22, 2026Member·

  ·
  1

• formatter: do not hang-indent after // comments ending in \

  #2623·kbrunham-intel opened Sep 22, 2026·3 tasks done·

  ·
  1

• formatter: converge port lists with a blank line

  #2622·kbrunham-intel opened Sep 22, 2026·3 tasks done·

  ·
  1

  2

• formatter: alias -i to --inplace; document failsafe exit

  #2621·kbrunham-intel opened Sep 22, 2026·2 tasks done·

  ·
  1

  6

• formatter: do not fuse +/- inside [] into --/++

  #2620·kbrunham-intel opened Sep 22, 2026·3 tasks done·

  ·
  1

  3

• Use designated initializers where possible.

  #2618·hzeller opened Sep 20, 2026Collaborator·

  ·
  1

• Fix binary use of reduction NAND and NOR

  #2590·raspbeep opened Aug 31, 2026·

  ·
  4

• Fix module-level alignment breaking after non-alignable constructs

  #2500·dannyoler opened Mar 27, 2026·3 tasks·

  ·
  2

• fix issue 2288: add --rules=+generate-label-prefix=prefix:A_ to change the style_regex

  #2498·ddppt-yy opened Mar 21, 2026·

  ·
  1

  3

• Added support for token concatenation

  #2488·sifferman opened Jan 21, 2026·

  ·
  10

• Add inlay hint support for Verilog module instantiations

  #2487·ya-uhs opened Jan 18, 2026·

  ·
  2

• Add TextMate Grammar for Verilog/SystemVerilog Highlighting

  #2472·clysto opened Nov 25, 2025·

  ·
  7

• Disable --//bazel:use_local_flex_bison that won't work with bazel 8

  #2449·hzeller opened Aug 26, 2025Collaborator·

  ·
  1

• Resolve "Non ANSI-C style input,output port declaration Verilog code linter issue"

  #2447·matlupi opened Aug 22, 2025·

  ·
  5

• Simplify settings of warnings.

  #2386·hzeller opened Apr 7, 2025Collaborator·

  ·

• Add VSCode command of generating verible.filelist at the root folder

  #2277·Hamster5295 opened Oct 5, 2024·

  ·
  3

• Resolve "Rejected valid signal name"

  #2102·matlupi opened Feb 6, 2024·

  ·
  1

  11

• Enable suspicious-semicolon_rule by default

  #2066·IEncinas10 opened Dec 21, 2023Collaborator·

  ·
  2

• Provide autofixes for always_ff_non_blocking_rule

  #1912·IEncinas10 opened May 8, 2023Collaborator·2 of 3 tasks·

  ·
  25

• Added an always_wrap_module_instantiations flag

  want-merge-needs-rebase
  #1909·jbylicki opened May 5, 2023Collaborator·

  ·
  1

  5