Popular repositories Loading

1. verilog_systemverilog.vim verilog_systemverilog.vim Public

   Forked from vim-scripts/verilog_systemverilog.vim

   Extending Verilog syntax highlighting for SystemVerilog

   Vim Script

2. PeakRDL-uvm PeakRDL-uvm Public

   Forked from SystemRDL/PeakRDL-uvm

   Generate UVM register model from compiled SystemRDL input

   Python

3. riscv-formal-vc-formal-extension riscv-formal-vc-formal-extension Public

   Forked from Chaotic-VRBlue/riscv-formal-vc-formal-extension

   This repository modifies the original riscv-formal framework to work with Synopsys VC Formal. It includes updates to scripts and configurations for formal verification of RISC-V cores, focusing sol…

   Verilog

4. riscv-formal riscv-formal Public

   Forked from YosysHQ/riscv-formal

   RISC-V Formal Verification Framework

   Verilog

5. opentitan opentitan Public

   Forked from lowRISC/opentitan

   OpenTitan: Open source silicon root of trust

   SystemVerilog

6. dvsim dvsim Public

   Forked from lowRISC/dvsim

   DVSim is a build and run system written in Python that runs a variety of EDA tool flows

   Python