Repository navigation
Add PowerPC support to the timing and cache flush helpers - #63
Merged
Merged
Conversation
test/timing.h and include/quickcpplib/mem_flush_loads_stores.hpp only know x86 and AArch64 and fail with "#error Unsupported platform" on PowerPC. Read the time base register through __builtin_ppc_get_timebase() for the cycle counter, and implement the cache line flushes with dcbst (write back, keep valid), dcbf (write back and invalidate) and sync, using the same 64-byte line loop as the AArch64 implementation. Tested by building on FreeBSD 15.1 powerpc64 and powerpc64le.
Owner
|
Thanks for the PR! |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
test/timing.h and include/quickcpplib/mem_flush_loads_stores.hpp only
know x86 and AArch64 and fail with "#error Unsupported platform" on
PowerPC. Read the time base register through __builtin_ppc_get_timebase()
for the cycle counter, and implement the cache line flushes with dcbst
(write back, keep valid), dcbf (write back and invalidate) and sync,
using the same 64-byte line loop as the AArch64 implementation.
Tested by building on FreeBSD 15.1 powerpc64 and powerpc64le.