This module is an implementation of a debug unit compliant with the RISC-V debug specification v0.13.1. It is used in the cva6, cv32e40p and ibex cores.
We use an execution-based technique, also described in the specification, where the core is running in a "park loop". Depending on the request made to the debug unit via JTAG over the Debug Transport Module (DTM), the code that is being executed is changed dynamically. This approach simplifies the implementation side of the core, but means that the core is in fact always busy looping while debugging.
The following features are currently supported
- Parametrizable 32- or 64-bit debug-module bus width, independent of hart XLEN
- Accessing 32- or 64-bit hart registers over abstract commands
- Program buffer
- System bus access (only
XLEN) - DTM with JTAG interface
These are not implemented (yet)
- Trigger module
- Quick access using abstract commands
- Accessing memory using abstract commands
- Authentication
- The JTAG clock frequency needs to be lower than the system's clock frequency (see also #163).
We use OpenOCD's RISC-V compliance
tests,
our custom testbench in tb/ and
riscv-tests/debug.