Disrupting the railway industry through IoT and Cloud digitalisation.
Looking for a job? You can find all open positions on https://jobs.railnova.eu
Disrupting the railway industry through IoT and Cloud digitalisation.
Looking for a job? You can find all open positions on https://jobs.railnova.eu
Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)
Build a Pong game on the Icestick with Amaranth!
Python 3
This repository provides an example to connect to our Kafka
Python 1
Forked from hoh/runipy
Run IPython notebooks as command-line scripts, generate HTML reports
Python
A Rust HAL implementation for the CH32V0, CH32V1, CH32V2, CH32V3, CH32X0, CH32L1 family, with Embassy framework support and compatible with embedded-hal.
Pandoc filter for PlantUML code blocks
A gateware-based I2C bus and device control library build on Migen
Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)
Loading…
Loading…