Skip to content
View ridoluc's full-sized avatar

Highlights

  • Pro

Block or report ridoluc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RunTiny RunTiny Public

    Endless runner game of 700 bytes that fits into an ATtiny10

    Assembly 80 17

  2. Voronoi-Diagram Voronoi-Diagram Public

    Fortune's algorithm implementation for building Voronoi's diagrams

    JavaScript 9 1

  3. PE_Management_Platform PE_Management_Platform Public

    Management platform tailored for private equity projects/funds serving as database UI and analytics engine.

    JavaScript 2 1

  4. jtag-memory-controller jtag-memory-controller Public

    JTAG-based memory controller and programming interface in SystemVerilog, featuring a synthesizable JTAG TAP, safe clock domain crossing (CDC), and example testbenches for Verilator and commercial s…

    SystemVerilog 1

  5. rvcpu-rv32im-soc rvcpu-rv32im-soc Public

    A compact SystemVerilog SoC implementing a RV32IM CPU with memory‑mapped GPIO, UART and Timer peripherals on a Wishbone bus. Instruction memory is JTAG‑programmable and the repo includes Verilator …

    SystemVerilog 1

  6. ridoluc.github.io ridoluc.github.io Public

    Blog

    JavaScript 1