Skip to content

Pull requests: rust-embedded/riscv

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

riscv: add raw bit access to generated CSR modules
#415 opened Aug 7, 2026 by JurajSadel Loading…
riscv: add misa write side
#414 opened Aug 7, 2026 by JurajSadel Loading…
riscv: add Sdtrig CSRs as raw usize accessors
#413 opened Aug 7, 2026 by JurajSadel Loading…
riscv: generate Pmpcsr via csr! macro
#411 opened Aug 6, 2026 by JurajSadel Loading…
riscv: Add From<usize> and From<CSR> on csr! types
#410 opened Aug 6, 2026 by JurajSadel Loading…
Add atomic topei read-clear operations
#409 opened Aug 6, 2026 by KushalMeghani1644 Contributor Loading…
feat(riscv): add sireg CSR
#406 opened Jul 29, 2026 by sbutz Loading…
Update to Rust edition 2024 do not merge this code should not be merged to master
#299 opened Jun 13, 2025 by romancardenas Contributor Loading…
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.