Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

Test

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
test.yml
2,788 workflow runs
2,788 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Test Test #12403: Scheduled
16m 46s master
master
16m 46s
Merge pull request #3363 from verilog-to-routing/interposer_chan_widt… Test #12402: Commit 35a3385 pushed by amin1377
48m 0s master
master
48m 0s
Add Schema ID to RR Graph Formats Test #12401: Pull request #3366 synchronize by amin1377
17m 45s add_capnp_hash
add_capnp_hash
17m 45s
Test Test #12400: Scheduled
16m 59s master
master
16m 59s
Add Schema ID to RR Graph Formats Test #12399: Pull request #3366 opened by amin1377
28m 43s add_capnp_hash
add_capnp_hash
28m 43s
Merge pull request #3365 from verilog-to-routing/dependabot/submodule… Test #12398: Commit 5381128 pushed by AlexandreSinger
1h 7m 54s master
master
1h 7m 54s
Adding Custom RR Graph Builder to OpenFPGA Test #12397: Pull request #3325 synchronize by amin1377
20m 33s add_crr
add_crr
20m 33s
Adding Custom RR Graph Builder to OpenFPGA Test #12396: Pull request #3325 synchronize by amin1377
21m 15s add_crr
add_crr
21m 15s
Adding Custom RR Graph Builder to OpenFPGA Test #12395: Pull request #3325 synchronize by amin1377
23m 32s add_crr
add_crr
23m 32s
Bump libs/EXTERNAL/libcatch2 from 31ee3be to e849735 Test #12394: Pull request #3365 opened by dependabot bot
16m 57s dependabot/submodules/libs/EXTERNAL/libcatch2-e849735
dependabot/submodules/libs/EXTERNAL/libcatch2-e849735
16m 57s
Merge pull request #3364 from AlexandreSinger/feature-spelling Test #12393: Commit 461ccd7 pushed by AlexandreSinger
17m 17s master
master
17m 17s
Test Test #12392: Scheduled
17m 26s master
master
17m 26s
[Infra] Removed Unused Build Script Test #12391: Pull request #3364 opened by AlexandreSinger
17m 45s AlexandreSinger:feature-spelling
AlexandreSinger:feature-spelling
17m 45s
Test Test #12390: Scheduled
33m 9s master
master
33m 9s
Fix interposer wire drawing Test #12389: Pull request #3363 synchronize by AmirhosseinPoolad
24m 3s interposer_chan_width_fix
interposer_chan_width_fix
24m 3s
Adding Custom RR Graph Builder to OpenFPGA Test #12388: Pull request #3325 synchronize by amin1377
38m 13s add_crr
add_crr
38m 13s
Test Test #12387: Scheduled
22m 31s master
master
22m 31s
Fix interposer wire drawing Test #12386: Pull request #3363 synchronize by AmirhosseinPoolad
33m 23s interposer_chan_width_fix
interposer_chan_width_fix
33m 23s
Fix interposer wire drawing Test #12385: Pull request #3363 opened by AmirhosseinPoolad
47s interposer_chan_width_fix
interposer_chan_width_fix
47s
Merge pull request #3347 from verilog-to-routing/remove_node Test #12384: Commit 08f357f pushed by amin1377
33m 49s master
master
33m 49s
Move node_tilable_track_nums_ to rr_graph_storage and add remove_node Test #12383: Pull request #3347 synchronize by amin1377
33m 16s remove_node
remove_node
33m 16s
Merge pull request #3358 from verilog-to-routing/remove_ipin_rr_switc… Test #12382: Commit 3a6bccc pushed by amin1377
47m 15s master
master
47m 15s
Merge pull request #3361 from AlexandreSinger/feature-spelling Test #12381: Commit 907664c pushed by AlexandreSinger
18m 54s master
master
18m 54s
Adding Custom RR Graph Builder to OpenFPGA Test #12380: Pull request #3325 synchronize by amin1377
28m 57s add_crr
add_crr
28m 57s
Adding Custom RR Graph Builder to OpenFPGA Test #12379: Pull request #3325 synchronize by amin1377
5m 24s add_crr
add_crr
5m 24s